History of published records

Each entry is a publication commit on the main branch, newest first, with the records present at that commit. Links are permanent: they point at the commit. Back to the current results.

2026-10-27 12:49 UTC ffb60287b9

Merge pull request #24 from tensor4all/chore/remove-obsolete-suite-1793105282 tlinalg-rs 88a2ffeea4c5

Removed in this commit: 22 page(s).

Carried over (6)

tlinalg-competition (4)

tlinalg-scaling (2)

2026-10-27 05:40 UTC 44a37fd26d

publish: refresh the recorded pages tlinalg-rs 88a2ffeea4c5

New or changed (3)

tlinalg-competition (2)

tlinalg-scaling (1)

Carried over (25)

tlinalg-competition (2)

tlinalg-kernels (22)

tlinalg-scaling (1)

2026-10-20 22:17 UTC 89efef08a8

record: verify the small shapes, time all four (#28) tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-competition (1)

Carried over (24)

tlinalg-competition (1)

tlinalg-kernels (22)

tlinalg-scaling (1)

2026-10-20 19:01 UTC 5009ea0e5a

site: the verdict's subject is the table's first row tlinalg-rs 4dcd35f080a6

New or changed (3)

tlinalg-competition (2)

tlinalg-scaling (1)

Carried over (22)

tlinalg-kernels (22)

2026-10-20 19:00 UTC 3ec7b11e88

record the OpenBLAS competition arm: both vendor arms are current again tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-competition (1)

Carried over (24)

tlinalg-competition (1)

tlinalg-kernels (22)

tlinalg-scaling (1)

2026-10-20 18:30 UTC 817b3e8e11

record the competition arm on the eight cores it declares: 1,584 rows tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-competition (1)

Carried over (23)

tlinalg-kernels (22)

tlinalg-scaling (1)

2026-10-20 17:59 UTC 2f14740fac

data: withdraw the competition run made on one core tlinalg-rs 4dcd35f080a6

Removed in this commit: 1 page(s).

Carried over (23)

tlinalg-kernels (22)

tlinalg-scaling (1)

2026-10-20 16:08 UTC 43ed2da64f

record the scaling suite and print both tables under tlinalg's names tlinalg-rs 4dcd35f080a6

New or changed (2)

tlinalg-competition (1)

tlinalg-scaling (1)

Carried over (22)

tlinalg-kernels (22)

2026-10-20 12:14 UTC 5bca839ace

record the competition suite on the MKL arm: 1,584 rows, full coverage tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-competition (1)

Carried over (22)

tlinalg-kernels (22)

2026-10-20 08:22 UTC 1eefc232f4

record tlinalg at 4dcd35f: OpenBLAS arm, 5,004 rows, full coverage tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-kernels (1)

Carried over (21)

tlinalg-kernels (21)

2026-10-20 07:40 UTC 4d13938002

record tlinalg at 4dcd35f: MKL arm, 5,004 rows, full coverage tlinalg-rs 4dcd35f080a6

New or changed (1)

tlinalg-kernels (1)

Carried over (20)

tlinalg-kernels (20)

2026-10-17 23:20 UTC 7e37f82040

Merge pull request #15 from tensor4all/trim/suite-small-batch-canaries tlinalg-rs 06466b166453

New or changed (2)

tlinalg-kernels (2)

Carried over (18)

tlinalg-kernels (18)

2026-10-17 09:40 UTC 26c5606d28

Merge pull request #13 from tensor4all/migrate/v2-on-current-main tlinalg-rs 06466b166453

New or changed (2)

tlinalg-kernels (2)

Carried over (18)

tlinalg-kernels (18)

2026-10-14 01:58 UTC e51fef6e93

Merge pull request #9 from tensor4all/record-region-floor tlinalg-rs e6ee2d3304e0

New or changed (2)

tlinalg-kernels (2)

Carried over (16)

tlinalg-kernels (16)

2026-10-13 09:55 UTC 452df39d7e

Merge pull request #7 from tensor4all/record-upgrade-row-split tlinalg-rs e6ee2d3304e0

New or changed (2)

tlinalg-kernels (2)

Carried over (14)

tlinalg-kernels (14)

2026-10-13 06:48 UTC 3e6ac30e0a

Merge pull request #6 from tensor4all/record-row-split-gate tlinalg-rs 6180fb0da697

New or changed (2)

tlinalg-kernels (2)

Carried over (12)

tlinalg-kernels (12)

2026-10-13 01:08 UTC 27a223546f

Merge pull request #5 from tensor4all/record-threaded-rank-one tlinalg-rs 5cb243038a5b

New or changed (2)

tlinalg-kernels (2)

Carried over (10)

tlinalg-kernels (10)

2026-10-12 16:07 UTC 119cfd2289

Merge pull request #3 from tensor4all/record-householder-blocked tlinalg-rs 6a873e6168e5

New or changed (2)

tlinalg-kernels (2)

Carried over (8)

tlinalg-kernels (8)

2026-10-11 13:08 UTC 8c55247e04

Merge pull request #2 from tensor4all/refix-recording tlinalg-rs 9e0796cacb99

New or changed (2)

tlinalg-kernels (2)

Carried over (6)

tlinalg-kernels (6)

2026-10-11 07:36 UTC 73b4f7df95

Merge pull request #1 from tensor4all/mkl-vendor-arm tlinalg-rs 7dbed2f0a8fc

New or changed (6)

tlinalg-kernels (6)

Removed in this commit: 2 page(s).

2026-10-09 02:35 UTC 0da7fc4377

Record the first before/after pair, and what it does and does not establish tlinalg-rs 8276e097c214

New or changed (1)

tlinalg-kernels (1)

Carried over (1)

tlinalg-kernels (1)

2026-10-08 09:08 UTC b6e1fab7b9

Record the first cell: zen5-cpu, small regime, 1T and 8T, at 6d55cb6 tlinalg-rs 6d55cb6f68bd

New or changed (1)

tlinalg-kernels (1)